LISTING OF CLAIMS

1. (currently amended) A method for fabricating a semiconductor device comprising: forming a gate pattern and a source/drain region on a silicon substrate;

forming a Ni-based metal layer for silicide on the silicon substrate where the gate pattern and the source/drain region are formed;

forming an N-rich titanium nitride layer on the Ni-based metal layer for silicide; thermally treating the Ni-based metal layer for silicide and the N-rich titanium nitride layer to form a nickel silicide layer on each of the gate pattern and the source/drain region; and selectively removing the Ni-based metal layer for silicide and the N-rich titanium nitride layer, wherein to expose a top portion of the nickel silicide on the gate pattern and the source/drain region,

whereby the nickel silicide on the gate pattern is neither shorted nor cut, and lumping of the nickel silicide is prevented exposed.

- 2. (original) The method as claimed in claim 1, wherein the Ni-based metal layer for silicide is formed at a temperature of about 25 $^{\circ}$ C to about 500 $^{\circ}$ C.
- 3. (original) The method as claimed in claim 1, wherein the Ni-based metal layer for silicide is nickel or a nickel alloy.
- 4. (original) The method as claimed in claim 1, wherein the Ni-based metal layer for silicide is a nickel layer including 0 to about 20 at% of one of Ta, Zr, Ti, Hf, W, Co, Pt, Pd, V, Nb, or any combination thereof.
- 5. (original) The method as claimed in claim 1, wherein the N/Ti ratio of the N-rich titanium nitride layer ranges from about 0.5 to about 2.
- 6. (original) The method as claimed in claim 1, wherein the thermal treatment for forming the nickel silicide layer is carried out using a rapid thermal treatment system, a furnace, a sputter system, or any combination thereof.
- 7. (original) The method as claimed in claim 1, further comprises etching the silicon substrate using an RF sputter stching process to remove particles from the substrate after forming the source/drain.

- 8. (original) The method as claimed in claim 7, wherein the RF sputter etching process comprises forming the Ni-based metal layer for silicide and the N-rich titanium nitride layer in-situ.
 - 9. (canceled) A semiconductor device which comprises:
 - a gate pattern and a source/drain region formed on a silicon substrate;
- a Ni-based metal layer for silicide formed on the silicon substrate by deposting Nickel or a Nickel alloy on an entire surface of the silicon substrate;
 - an N-rich titanium nitride layer formed on the Ni-based metal layer for silicide; and
- a Nickel silicide layer formed on the gate pattern and the source/drain regions by thermally treating the Ni-based metal layer for silicide and the N-rich titanium nitride layer, and wherein the Ni-based metal layer for silicide and the n-rich titanium nitride layer are selectively removed such that a top portion of the nickel silicide layer on the gate pattern and the source/drain region are exposed.
- 10. (canceled) The semiconductor device of claim 9, wherein the N-rich titanium nitride layer on the Ni-based metal layer for silicide is formed by loading the silicon substrate including the Ni-based metal layer for silicide into a chamber, and then injecting a nitrogen gas and a titanium source into the chamber.
- 11. (canceled) The semiconductor device of claim 9, wherein the Ni-based metal layer for silicide and the N-rich titanium nitride layer are selectively removed by performing a wet cleaning process.
 - 12. (currently amended) A method for fabricating a semiconductor device comprising: forming a field region on a substrate to define an active region;

forming a gate pattern on the active region, wherein the gate pattern includes sidewalls; forming spacers on the sidewalls of the gate pattern;

forming source/drain regions aligned with the spacers on both sides of the gate pattern; cleaning the substrate using a wet cleaning process;

forming a Ni-based metal layer for silicide on the entire surface of the substrate; forming a N-rich titanium nitride layer on the Ni-based metal layer;

thermally treating the Ni-based metal layer for silicide and the N-rich titanium nitride layer to form a nickel silicide layer on the gate pattern and the source/drain region; and

cleaning the substrate to selectively to remove the Ni-based metal layer for silicide and the N-rich titanium nitride layer and to expose a top portion of the nickel silicide layer formed on the gate pattern and the source/drain region.

whereby, the nickel silicide on the gate pattern is neither shorted nor cut, a pit is prevented from being formed in a boundary area between the active region and the field region, lumping of the nickel silicide is prevented, and a silicide residue is prevented from remaining on the spacers and the field region.

- 13. (original) The method as claimed in claim 12, wherein the Ni-based metal layer for silicide is formed at a temperature of about 25 $^{\circ}$ C to about 500 $^{\circ}$ C.
- 14. (original) The method as claimed in claim 12, wherein the Ni-based metal layer for silicide is nickel or a nickel alloy.
- 15. (original) The method as claimed in claim 12, wherein the Ni-based metal layer for silicide is a nickel layer including 0 to about 20 at% of one of Ta, Zr, Ti, Hf, W, Co, Pt, Pd, V, Nb, or any combination thereof.
- 16. (original) The method as claimed in claim 12, wherein the N/Ti ratio of the N-rich titanium nitride layer ranges from about 0.5 to about 2.
- 17. (original) The method as claimed in claim 12, wherein the thermal treatment for forming the nickel silicide layer is carried out using a rapid thermal treatment system, a furnace, a sputter system, or any combination thereof.
- 18. (original) The method as claimed in claim 12, further comprises etching the silicon substrate using an RF sputter etching process to remove particles from the substrate after forming the source/drain region.
- 19. (new) A method for fabricating a semiconductor device comprising:
 forming a gate pattern and a source/drain region on a silicon substrate;
 forming a Ni-based metal layer for silicide at a temperature of about 25 °C to about 500
 °C on the silicon substrate where the gate pattern and the source/drain region are formed;
 forming an N-rich titanium nitride layer on the Ni-based metal layer for silicide;
 thermally treating the Ni-based metal layer for silicide and the N-rich titanium nitride
 layer to form a nickel silicide layer on each of the gate pattern and the source/drain region; and

selectively removing the Ni-based metal layer for silicide and the N-rich titanium nitride layer, wherein a top portion of the nickel silicide on the gate pattern and the source/drain region is exposed.

- 20. (new) The method as claimed in claim 19, wherein the Ni-based metal layer for silicide is nickel or a nickel alloy.
- 21. (new) The method as claimed in claim 19, wherein the Ni-based metal layer for silicide is a nickel layer including 0 to about 20 at% of one of Ta, Zr, Ti, Hf, W, Co, Pt, Pd, V, Nb, or any combination thereof.
- 22. (new) The method as claimed in claim 19, wherein the N/Ti ratio of the N-rich titanium nitride layer ranges from about 0.5 to about 2.
 - 23. (new) A method for fabricating a semiconductor device comprising:

forming a field region on a substrate to define an active region;

forming a gate pattern on the active region, wherein the gate pattern includes sidewalls; forming spacers on the sidewalls of the gate pattern;

forming source/drain regions aligned with the spacers on both sides of the gate pattern; cleaning the substrate using a wet cleaning process;

etching the silicon substrate using an RF sputter etching process to remove particles from the substrate;

forming a Ni-based metal layer for silicide on the entire surface of the substrate;

forming a N-rich titanium nitride layer on the Ni-based metal layer;

thermally treating the Ni-based metal layer for silicide and the N-rich titanium nitride layer to form a nickel silicide layer on the gate pattern and the source/drain region; and

cleaning the substrate to selectively to remove the Ni-based metal layer for silicide and the N-rich titanium nitride layer and to expose a top portion of the nickel silicide layer formed on the gate pattern and the source/drain region.

- 24. (new) The method as claimed in claim 26, wherein the Ni-based metal layer for silicide is nickel or a nickel alloy.
- 25. (new) The method as claimed in claim 26, wherein the Ni-based metal layer for silicide is a nickel layer including 0 to about 20 at% of one of Ta, Zr, Ti, Hf, W, Co, Pt, Pd, V, Nb, or any combination thereof.

26. (new) The method as claimed in claim 26, wherein the N/Ti ratio of the N-rich titanium nitride layer ranges from about 0.5 to about 2.